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ABSTRACT 
A new integrated circuit switch device, called the Photon-Coupled Iso- 
lation Switch, is being developed. This device exhibits electrical isolation 
between the output switch terminals and the driving source by using internal 
photon generation and detection techniques. The Isolation Switch consists of 
a monolithic silicon (Si) integrated circuit, a gallium arsenide (GaAs) photon 
emitting diode, and a Si phototransistor in a single integrated circuit pack- 
age. The integrated circuit supplies forward bias for the GaAs diode and, 
with DTL circuitry, has provision for  up to 1 0  inputs. The GaAs diode is 
optically coupled to the phototransistor which acts as the electrically iso- 
lated output switch. 
The program is divided into two phases: 
Phase I ,  design and breadboarding of the driver circuit and develop- 
ment of the GaAs emitting diode-Si phototransistor pair (GaAs Switch). 
Phase 11, integration of the driver circuit and prototype production 
of the complete Isolation Switch. 
Previously, under Phase I ,  the GaAs  Switch was developed and the 
design and breadboard evaluation of the driver circuit were largely com- 
pleted. During the last quarter of the program, twenty GaAs Switches 
were shipped to J P L  for evaluation. Also, modifications of the driver 
circuit design were made to allow use of improved, lower-forward- 
voltage-drop GaAs emitting diodes and of base-type diffusions for all 
integrated circuit resistors.  This marks completion of Phase I. 
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SECTION I 
INT RO DUCT ION 
The capability to couple signals between circuits operating at different d-c 
potentials is not available in conventional integrated circuits. This highly desirable 
transformer function cannot be provided effectively with conventional processing tech- 
niques. Electrical isolation is being achieved in the present contract , however , by 
using photon coupling between solid-state light-emitting and photodetecting devices. 
Efficient signal coupling is being obtained using a gallium arsenide (GaAs) P-N junc- 
tion emitting diode and a silicon (Si) P-N junction photodetector , both of which have 
photo responses which peak near 0.9 pm at  25°C. Previous devices developed which 
use the GaAs-Si optical pair include an isolated-input transistor,  an isolated-gate 
P-N-P-N type switch, a multiplex switch requiring no driving transistor, and an 
isolated-input pulse amplifier. 1,2/ 
The device now under development combines three semiconductor chips: a 
monolithic Si integrated circuit, a GaAs emitting diode, anda Si phototransistor. The 
integrated circuit chip consists of a DTL gate which is designed to supply forward bias 
to the GaAs diode. I n p t s  (up to 10) are applied to the dr iver  circuit which thereby 
biases the GaAs diode into the photon-emitting mode. The emitting diode is optically 
coupled to the phototransistor with a high-refractive-index glass. Light absorption by 
the phototransistor , primarily near the collector-base P-N junction , biases the tran- 
sistor as would electrical biasing of the base.  However , using optical techniques , the 
output transistor is electrically isolated from the driving source. 
The development program is divided into two phases. Phase I is concerned with 
the development of the emitting diode-phototransistor pair (GaAs Switch) and the design 
1 
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and breadboard testing of the driver circuit. In Phase 11, the driver circuit is inte- 
grated in a monolithic Si wafer and the three device chips a r e  combined in an integrated 
circuit package (Isolation Switch). Previously, under Phase I ,  the GaAs Switch was 
developed. Modifications were required for the initial transistor design to eliminate 
inversion layer formation on the transistor surface. Although the inversion layers 
were not formed when the transistor was operated alone, they developed at high tem- 
peratures after the GaAs diode was bonded to the transistor with optical coupling 
glasses. Transistors built with the modified design demonstrated the desired ranges 
for leakage current, breakdown voltage, and current gain. Also in previous periods, 
the design of the driver circuit was nearly completed. 
In the last quarter of the program, GaAs Switches were tested according to the 
requirements of the Isolation Switch. Twenty devices were shipped to JPL  for  evalu- 
ation. Changes were also made in the design of the driver circuit to allow use of 
GaAs diodes with lower forward voltages and to use base-type diffusions for all 
resistors.  The latter allows a greater tolerance for important circuit parameters. 
A detailed analysis was made of the saturation voltage characteristics of the driver 
circuit transistors. Also analyzed were the effects of using active transistors in the 
input of the driver in place of the diode gates. 
2 
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SECTION I1 
TECHNICAL DISCUSSION 
A. PHASE I GaAs SWITCH 
1 .  Construction 
Each GaAs Switch consists of a GaAs light emitting diode optically coupled 
with a high-refractive-index S-Se-As glass to a high-gain Si phototransistor, as shown 
in Figure 1. The package used is the JEDEC type TO-89, 1/8- x 1/4-inch integrated 
circuit flat-pack. Of twenty GaAs Switches delivered under Phase I of the program, 
ten were internally encapsulated with an epoxy for  added structural rigidity, as  pre- 
viously described. 
was tested using Radiflo which indicated leakage rates less than 
also using a bubble test in  65°C alcohol which indicated no gross  leakages. 
* 
1 2/ After lids were welded on each package, hermetic sealing 
cc/s air and 
2 .  Electrical Testing 
Measured data for the twenty GaAs Switches delivered a r e  shown in 
Table I. The measuring circuits are indicated in Figures 2 and 3 .  The collector- 
emitter saturation voltage V 
viously derived worst-case minimum values for the light-emitting diode current I 
F 
2 4 . 5 ,  24,  and 22 mA at -20, 25,  and lOO"C, respectively. A s  shown in Table I ,  V 
and collector current I were measured using pre- 
C ES C 
of 
C ES 
increases with increasing temperature. The greatest value for the units is 0.24 V 
compared to the specification of 0 . 6  V maximum. 
3 
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Figure 1. GaAs Switch Construction 
Current I is minimum at 100°C. The smallest value shown for the devices 
C 
C 
is 16 mA , with 19 of the devices having an I 
an acceptable minimum of 1 5  mA at the worst-case temperature of 100°C. - 
of 22 mA or  greater.  This compares to 
2/ 
is maximum at 100°C. Two of the 
CEO 
Collector-emitter leakage current I 
devices have values above the 10-pA tentative maximum value. '/ The 10-pA limit 
seriously limited yields. For units tested which were otherwise good, only about half 
had leakages below 1 0  pA. About three-fourths had leakages below 20 PA. 
4 
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Figure 2 .  Measuring Circuits for V CES' IC 9 and BV 
The collector-emitter breakdown voltages BV for  the devices were 
CEO 
above 52 V at 100°C and greater for the reduced temperatures compared to the speci- 
fication of 35 V minimum. 
The isolation capacitance C is a maximum of 6.4 pF,  measured between is0 
the terminals of the light emitting diode and the collector and emitter terminals of the 
transistor. Most values a r e  below 3 pF. This compares to the specification of 10 pF 
maximum f o r  the Isolation Switch. 
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Total rise and fall t imes,  t and t 1 2' had maximum values of 6.6 and 74 p s ,  
respectively, compared to specifications of 1 0  and 100 ps maximum. Noise trans- 
missibility was a maximum of 1.9 V compared to the specification of 2.0 V maximum. 
The measured values are actually conservative, since measuring jig capacitances tend 
to increase the values somewhat. - 2/ 
3 .  Environmental Testing 
Nineteen GaAs Switches having epoxy encapsulation and eleven without 
epoxy were subjected to vibration consisting of thirty five g's of r m s  vibration swept 
sinusoidally from 20 to  2000 Hz and then returned to 20 Hz during a 15-minute period. 
The devices were hard mounted in each of three mutually perpendicular planes. All  of 
the devices passed the test without lead rupture o r  significant change in the optical 
coupling. The relative optical coupling was determined by measuring the collector- 
base current with forward bias applied to the light-emitting diode. 
The devices were then subjected to  temperature cycling. Each of 10 cycles 
consisted of 15 minutes at -65"C, 5 minutes at +25"C, 15  minutes at +200"C, and 
5 minutes at +25"C in immediate succession. Of the 19 epoxied devices, 7 passed 
without lead rupture o r  change in optical coupling. Of the 12 others,  one o r  more 
leads were ruptured. Of the 11 devices without epoxy, no lead ruptures were exhibited. 
However, only 1 had no change in optical coupling. The other 10 exhibited an optical 
coupling reduction of over 90%. For the unepoxied devices, these results are in agree- 
ment with previous observations of the softness of the coupling glass at high temper- 
atures.  - The glass with the greater operating temperature is being used. Additional 
testing is being performed to  adequately define the usable operating temperature range 
for the device. 
1/ 
8 
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B. DRIVER CIRCUIT 
1. Design Analysis 
The driver circuit has been re-analyzed to increase the allowable forward 
voltage range for  the GaAs emitting diode. A significant fraction of GaAs diodes now 
fabricated have forward drops somewhat below the range used for the original design. 
The new tolerance range generously allows f o r  further improvements. The new driver 
circuit design also uses base-type diffusions for  all resistors.  The lower temperature 
coefficient of resistance compared to those of collector- and emitter-type diffusions 
allows a greater tolerance for all important parameters in the circuit. 
It was also found in the  course of the driver circuit analyses that the photo- 
induced leakage in the phototransistor, as a result of the small current in the GaAs 
diode in the off-condition, could be significantly reduced either by the addition of a 
resistor shunting the GaAs diode or  the use of an active transistor in place of each 
input diode. The resistor shunt was  selected on the basis of simplicity, reliability 
and device yields. An analysis for an active input transistor is described in a fol- 
lowing section. Also, in the following section, a detailed analysis of the saturation 
voltage characteristics of the driver-circuit transistors is described. 
The basic driver circuit is shown in Figure 4.  It is expected that small 
changes will be made in the nominal resistor values when the integrated circuit layout 
is made in Phase I1 of the program. These changes will be the result of adjusting 
resistor lengths to even-dimensional increments. Final component values will be 
given in the next interim report. 
9 
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I 
I 
I i 1-d I I I 
I I 
Figure 4. Basic Driver Circuit 
i 
2. Transistor Characterization 
The test circuit used to characterize the saturation characteristics of 
driver circuit transistors is shown i n  Figure 5. In this circuit, common-base con- 
nections of P N P  transistors are used a s  constant-current sources for the base and 
collector currents of the transistor under test. Emitter current is measured with 
meter A .  Meter G is an electronic null meter.  Resistors R and R are precision B C 
decade resistance units. Voltages V and V a re  measured using a voltmeter 
CE BE 
with an input impedance of 200 megohms. These voltages are measured as  functions 
of the ratio of collector to base currents I /I 
pendent variables I /I and I were chosen because V and VBE a re  slowly changing 
functions of these variables. 
and emitter current I The inde- 
C B  E'  
C B  E CE 
10 
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Figure 5. Transistor Saturation Characteristics Test  Circuit 
The measurement procedure begins with the selection of I /I 
R and R a re  set so that R /R is equal to I /I Then the variable power supply 
is adjusted to set  the desired emitter current I The 200-ohm and 25-ohm variable 
res is tors  are adjusted to null meter G. Usually, after the power supply and nulling 
resis tor  settings are touched up, a group of similar transistors may be tested with no 
further adjustments. In practice, the test units are in an environmental test chamber 
and a re  switch-selected for connection to the external test circuits. Tables 11, 111, IV, 
results.  The units tested are transistors of 
CES and 'BE V, and VI give transistor V 
the same process and geometry to  be used for Q in the driver circuit (see Figure 4 ) .  1 
Transistor Q, will have four times the area of Q 1' 
be multiplied by four to describe Q 
Resistors 
C B'  
B C B C  C B'  
E '  
so  measured current values should 
2 '  
11 
~~ 
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3 .  Analysis of Active Input Transistors 
An alternate connection for the ten inputs will be discussed by referring 
to Figure 6 .  Figure 6(a) shows a diode-connected transistor input device. This con- 
nection was used in Figure 4. By connecting each transistor as shown in Figure q b ) ,  
the voltage at the base terminal of transistor Q can be made smaller than for con- 
nection (a) by proper selection of R 
1 
The object of this connection is to and R A B' 
SCO 909 7 
Figure 6.  Alternate Input Connections 
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make certain that the light emitting diode current will be small when V. = 1 V. The 
lower limit for R is set by the requirement (I )(V ) 1 mW when V = 0.  
This requirement gives I = 4.0 f 0.5 V. Because the base- 
emitter voltages for  the input devices are  nearly the same for connections (a) and (b), 
R 
base terminal of Q is R for connection (a) , and R + R for connection (b). At the 
lower limits of supply voltage, less base current is available in connection (b) , 
1' 
requiring a larger minimum gain for Q 
in 
A RA CCmax in 
0.222 mA f o r  V 
RA cc 
and R are equal. For the ON state,  the total resistance between supply and the A 1 
1 1 1 B 
In connection (a) the inputs are isolated from each other by a reverse- 
biased junction when one input is on and another off. For  connection (b) interaction 
between inputs is possible, as will be discussed by referring to Figure 6(c). With 
zero input voltage for transistor Q in saturation, the base-col- 
lector junction of transistor Q 
is reverse biased. Transistor Q is thus biased for inverse operation. In contrast 
to  connection (a),  where input currents are limited to junction leakages, input cur- 
rents for connection (c) can be large if V 
and transistor Q A A 
is forward biased while the base-emitter junction B 
B 
is large.  Note that V is the difference BC BC 
between V and V 
BE CE 
For  VBc = 0.43 V, IE 
input connection would 
current could result. 
of transistor Q At 100°C and I /I 
for  transistor B can be 60 PA. A worst-case analysis for  this 
require V 
30,  VBc 2 0.43 V. 
A '  C B  
= 0.68 V at -20°C. Again, about 60 pA input 
BC max 
Because of the interaction between inputs and because less base drive is 
available for Q the transistor input connection is not recommended. 
1' 
18 
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SECTION I11 
CONCLUSIONS AND RECOMMENDATIONS 
Phase I has been completed with the delivery of twenty GaAs Switches and the 
design of the driver circuit. 
Plans, under Phase 11, now call for design of the integrated circuit diffusion 
masks for the driver circuit and of the package for the complete Isolation Switch. 
19 
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